

**Method and Allocation Device for Allocating Pending
Requests for Data Packet Transmission at a Number of
Inputs to a Number of Outputs of a Packet Switching
Device in Successive Time Slots**

5

This invention was made with Government support under Subcontract No.: B527064. The Government has certain rights in this invention.

10

Field of the invention

The present invention relates to the field of packet switching, specifically to the field of crossbar-based packet-switch architectures.

15

Background of the Invention

Many packet switching devices are based on an input-queued architecture, comprising queues sorted per output (virtual
20 output queues - VOQ) at every input line card, a crossbar routing fabric, and a central arbitration unit that computes which input is allowed to send to which output in every time slot. A time slot as herein understood equals the duration of one fixed size packet.

25

Typically, the arbitration unit is physically located close to the crossbar. In such a system, a data path is provided which comprises the flow of data packets from input line cards through the crossbar to the output line cards, and a
30 control path, which comprises the flow of control information from the line cards to the arbiter, i.e. the request information, and back to the line cards, i.e. the grant information.

To obtain good performance, the arbitration unit should compute a matching between the inputs and outputs in every successive time slot, wherein a set of data packets from the inputs is forwarded to the respective outputs. An optimum solu-
35

tion for the matching is too complex to be implemented in fast hardware. Instead, heuristic iterative algorithms such as PIM, i-SLIP or DRRM are commonly used. The quality of their matching solution strongly depends on the number of iterations or steps that can be carried out in the available arbitration time, commonly in one time slot. In general, $O(\log(N))$ iterations or steps are required for adequate performance, although in the worst case these algorithms only converge in N iterations, where N is the number of ports.

As line rates continue to increase but cell sizes remain constant, the available arbitration time is shrinking, making it harder to complete enough iterations or steps to achieve an optimized matching solution. The arbitration in general requires a number of iterations (depending on the number of ports N) that may not be feasible to complete during one time slot.

One solution to this problem is to parallelize or load balance the matching process over multiple allocation units, as proposed by Oki et al. "Pipelined-based approach for maximal size matching scheduling in input-buffered switches", IEEE Communication Letters, Vol. 5, No. 6, June 2001, pp. 363-365. To obtain one arbitration decision at every cell cycle, a number of identical parallel subschedulers are employed, each of them performing several iterations to perform the matching. One drawback of this solution is that the subschedulers in any case need a predetermined time until all iterations are performed before returning a matching result even if the matching was produced in the first iteration. This produces a latency which is determined by the predetermined number of time slots used for the iteration which cannot be reduced any further.

Another solution to the same problem is to pipeline the matching process as proposed by Nabeshima "Input-Queued Switches Using two Schedulers in Parallel", IEICE Transac-

tions on Communication, Vol. E85-B, No. 2, February 2002, pp. 523-531. To obtain one arbitration decision in every time slot, the matching process is overlapped over multiple subschedulers arranged in a sequential pipeline setup, each of
5 them performing one or more iterations to perform optimize the matching. The main drawback of this scheme is again the minimum latency which equals the sum of latencies of all the subschedulers.

10 It is therefore an object of the present invention to provide a method and an allocation device for allocating pending requests for the transmission of data packets at a number of inputs to a number of outputs of a packet switching device according to their destination, wherein the latency of the
15 arbitration is minimized.

It is a further object of the present invention to provide a high throughput close or equal to the maximum achievable throughput and lower latency at low utilization relative to
20 the existing schemes.

It is another object of the present invention to provide a method which may be combined with any of the known matching algorithms commonly used.

25

Summary of the invention

These objects are achieved by the proposed method according to claim 1 and the proposed allocation device according to
30 claim 9. Further embodiments of the present invention are indicated in the dependent claims.

According to a first aspect of the present invention a method for allocating pending requests for data packet transmission
35 at a number of inputs to a number of outputs of a packet switching device in successive time slots is provided. According to a matching method the allocation of the pending

requests is optimized, wherein the matching method includes a number of steps for incrementally allocating the requests. As a result of each step matching information is provided. In each time slot request information is provided, the request
5 information indicating the data packets at the inputs requesting transmission to respective outputs. A first request information is provided in a first time slot and a first step of the matching method is performed in the first time slot depending on the first request information to obtain a first
10 matching information. A last request information is provided in a last time slot succeeding the first time slot and a last step is performed in the last time slot depending on the last request information and depending on the first matching information to receive a final matching information. The pending
15 data packets are assigned at the number of inputs to the number of outputs in dependence on the final matching information.

It can be provided that the matching method is performed in a
20 first and a second thread, which are shifted, so that the first step of the second thread and the second step of the first thread are performed in the same time slot. Thus, different threads of the matching method are performed in each of the time slots in parallel to generate the respective final
25 matching information in every time slot.

According to one embodiment of the present invention between the first step and the last step of the matching method a number of intermediate steps are performed in successive intermediate time slots between the first time slot and the
30 last time slot. Respective intermediate request information is provided in the respective intermediate time slot, wherein each of the steps provides intermediate matching information to a successive intermediate step depending on intermediate
35 matching information from the preceding intermediate step and depending on request information of the respective intermediate time slot. The first step provides the first matching in-

formation to the first of the intermediate steps, and the last step receives the intermediate matching information from the last of the intermediate steps.

- 5 According to another embodiment, at least one of the intermediate steps or the last step is performed by modifying the respective intermediate or last request information depending on the respective first or intermediate matching information provided by the preceding step, wherein performing the one
10 step depends on the modified respective request information to obtain a partial matching information.

According to another embodiment the one step of the matching method includes the merging of the intermediate or first
15 matching information provided by the preceding step and the partial matching information from the current step to obtain the respective intermediate or final matching information.

According to another embodiment, the partial matching information is modified depending on the matching information provided by any of the steps, the partial matching information of any of the steps, the pending request information, and/or position information indicating the position of the respective step within the steps of the matching method.
20

25 According to another embodiment, each of the first, intermediate and last request information depends on the number of pending requests at each of the inputs with respect to each of the outputs.

30 According to another embodiment, the request information is selectively provided to the first, intermediate and last steps depending on the matching information provided by any of the steps of the matching method, the current number of
35 pending requests of each input relative to each of the outputs, and/or a position information indicating the position

of the respective step within the steps of the matching method.

According to another aspect of the present invention an allocation device for allocating pending requests for data packet transmission at a number of inputs to a number of outputs of a packet switching device in successive time slots is provided. The allocating of the pending requests is performed or optimized by a matching method, wherein the matching method includes a number of steps for incrementally allocating the requests to optimize the allocation of the data packets. It provides a first allocation stage for performing a first step of the matching method in a first time slot depending on first request information provided in the first time slot to receive first matching information. It is further provided a last allocation stage for performing a last step of the matching method in a last time slot depending on last request information provided in the last time slot and depending on the first matching information to receive final matching information. The respective provided request information indicates the data packets at the inputs requesting transmission to the respective outputs. By means of an allocation unit the pending data packets at the number of inputs to the number of outputs is allocated depending on the final matching information.

According to one embodiment, the allocation device further comprises one or more intermediate allocation stages which are located between the first allocation stage and the last allocation stage and are connected in series with each other and with the first and the last allocation stage, and for performing a number of intermediate steps of the matching method in successive intermediate time slots between the first time slot and the last time slot. Each of the allocation stages provides intermediate matching information to a successive intermediate allocation stage, wherein the intermediate matching information depending on intermediate match-

ing information received from the preceding intermediate allocation stage and depending on provided intermediate request information of the respective intermediate time slot. The first allocation stage provides the first matching information to the first of the intermediate allocation stages, and the last allocation stage receives the intermediate matching information from the last of the intermediate allocation stages.

10 According to another embodiment of the present invention, at least one of the allocation stages comprises a prefilter for modifying the respective intermediate and last request information depending on the respective first and intermediate matching information provided by the preceding allocation stage. The one allocation stage further comprises an allocator for performing the step of the matching method of the respective allocation stage depending on the filtered respective request information to obtain partial matching information.

20 According to another embodiment of the present invention, the one allocation stage further comprises a merging unit for merging the first or intermediate matching information provided by the preceding allocation stage and the partial matching information to obtain the respective intermediate or final matching information.

30 According to another embodiment of the present invention, at least one of the allocation stages further comprises a post-filter unit for modifying the partial matching information depending on the matching information provided by any of the allocation stages, the partial matching information of any of the allocation stages, the pending request information in the respective time slot, and/or a position information indicating the position of the respective allocation stage within the series of allocation stages.

According to another embodiment of the present invention, the allocation device further comprises a request counter unit to provide the first, intermediate and last request information depending on the number of pending requests at each of the
5 inputs with respect to each of the outputs in the respective first, intermediate and last time slot.

According to another embodiment of the present invention, the allocation device further comprises a selection unit to se-
10 lectively provide the request information to the first, intermediate and last allocation stage depending on the matching information obtained by any step of the matching method, the current number of pending requests of each input relative to each of the outputs; and/or a position information indi-
15 cating position of the respective step within the steps of the matching method.

Brief description of the drawings

Preferred embodiments of the present invention are discussed
20 below in more detail together with the accompanying drawings, wherein:

Figure 1 shows a schematic diagram of a packet switching device comprising an allocation device according to one embodi-
25 ment of the present invention;

Figure 2 shows a part of the packet switching device of Figure 1, depicting the control between one input/output line card and the arbitration unit;

30 Figure 3 illustrates the matching problem in allocation devices employed in packet switching devices with several inputs and several outputs;

35 Figure 4 illustrates the iterative steps to come to an optimized matching between the inputs and the outputs;

Figure 5a and 5b illustrate the forming of the matching method according to two methods of the prior art;

5 Figure 5c illustrates the forming of the matching method according to the present invention;

Figure 5d is an explanatory illustration of the symbols and conventions used in Figure 5a, 5b and 5c.

10 Figure 6 illustrates a schematic diagram of a preferred embodiment of an arbitration unit in a packet switching device according to a preferred embodiment of the present invention;

15 Figure 7 illustrates a more detailed diagram of a prefilter unit as shown in the embodiment of Fig. 6; and

Figure 8 illustrates a more detailed diagram of a postfilter unit as shown in the embodiment of Fig. 6.

Description of preferred embodiments

In Figure 1 a schematic block diagram of a packet switching device is depicted. The packet switching device comprises N
5 bidirectional full-duplex ingress/egress data links 1 that are connected to N line cards 2. Data packets to be transmitted comprise a payload and header information indicating the requested packet destination and are transmitted and received over the data links 1. Each of the line cards 2 provides one
10 or more data inputs and one or more data outputs and is connected to a switching unit 10 via a bidirectional full-duplex data link 3. The switching unit 10 comprises a routing fabric 5 and an arbitration unit 6. The routing fabric 5, typically a crossbar, comprises N input and N output ports. It can also
15 be possible to provide crossbars having a different number of inputs and outputs.

Each line card 2 is also connected to the arbitration unit 6 with a dedicated bidirectional control link 4, which is used
20 to exchange control messages between the line cards 2 and the arbitration unit 6. The arbitration unit 6 is connected to the crossbar 5 through a configuration link 7.

Each of the line cards 2 comprises a plurality of ingress
25 queues 21 for buffering incoming data packets and an egress queue 22 for buffering outgoing data packets. The ingress queues 21 are designed as virtual output queues (VOQ), each dedicated to a specific output, wherein every ingress queue 21 stores data packets destined to the one specific assigned
30 output port.

The crossbar 5 of the switching unit 10 is designed such that at any time an input can only be connected to one output and vice versa, i.e., there is a one-to-one matching between in-
35 puts and outputs. To obtain a good performance of the packet switching device in terms of latency and throughput, this matching is typically computed by the arbitration unit 6. The

arbitration unit 6 receives requests from the line cards 2 where a request comprises an output port identifier meaning that the line card 2 that originated the request wishes to transmit a data packet to the output port identified by the
5 output port identifier.

Based on the requests received from all line cards 2, the arbitration unit 6 computes a suitable one-to-one matching between input and output ports for the current time slot.

10

Based on the computed matching, the arbitration unit 6 then returns the corresponding grant information to the line cards 2. The grant information comprises an output port identifier meaning that the line card 2 receiving this grant information
15 is allowed to transmit a packet to this specific output port. When a line card 2 receives grant information, it dequeues one packet from the corresponding ingress queue 21 and transmits it on the data link 3 to the crossbar 5. The crossbar 5 routes the incoming packets to the data links 3 according to
20 the configuration determined by the matching computed by the arbitration unit 6 and applied to the crossbar 5 via the configuration link 7.

The arbitration unit 6 implements an algorithm to compute a
25 one-to-one matching between the inputs and the outputs. The optimum solution to this problem is known to be too complex to implement in fast hardware. Therefore, a number of heuristic algorithms have been proposed, e.g. i-SLIP. Many of these heuristic algorithms are iterative, i.e. they repeat a given
30 set of steps for a number of times. Each step improves the matching obtained in the previous step until either no additional improvement is found or a predetermined number of steps have been executed. However, existing matches cannot be undone in subsequent steps.

35

As the packet size is typically fixed, the system is operated in a time-slotted fashion defining time slots, each time slot

being equal to the duration of one packet. For maximum efficiency, the arbitration unit should provide one matching in every time slot. Therefore, the amount of time available to compute a matching is given by a minimum packet duration T_c .

5 The limits of the physical implementation determine how fast a single iteration of the matching algorithm can be executed; this time is denoted by T_i . The number of iterations is typically fixed to a given number M . The time required for one matching then equals $T_M = M \cdot T_i$.

10

In Figure 2, the architecture of the arbitration unit 6 and the line cards 2 is depicted more detailed. The arbitration unit 6 is connected via the control links 4 with each of the line cards 2.

15

The line cards 2 comprise the ingress queues 21 to store incoming data packets and egress queues 22 to store outgoing data packets. Incoming data packets are received by an enqueueing unit 25, which assigns an incoming data packet to the respective ingress queue 21, depending onto which output the incoming data packet should be delivered. The queue occupancy information is provided to a control message unit 29, which is connected to the control link 4. The control message unit 29 generates control messages comprising requests to be transmitted to the arbitration unit 6, indicating the status of the ingress queues 21 wherein the information about the outputs the data packets in the ingress queues 21 are pending for is included. The line card 2 also comprises a dequeueing unit 26 which receives a control message comprising a grant information transmitted via the control link 4, indicating within each time slot which of the ingress queues 21 is allowed to transmit a data packet to the respective output.

20
25
30
35 The arbitration unit 6 receives control messages comprising the request information and generates the control messages comprising the grant information while setting the crossbar 5 so that the waiting data packet selected by the grant infor-

mation is transmitted via the crossbar to the respective line card to output the data packet.

The arbitration unit 6 comprises a request counter unit 61
5 wherein the pending requests generated by all of the connected line cards 2 are collected and buffered. The request counter unit 61 generates request information which is transmitted to an allocation unit 62 which performs a matching method to optimize the matching between the inputs and the
10 outputs of the packet switching device. As a result of the matching method, the allocation unit 62 controls the crossbar 5 via the configuration link 7 and provides a respective grant information to the dequeuing unit 26 for each of the connected line cards 2.

15 The grant information signals to the respective line card 2 the data packet of which queue is to be transmitted next via the crossbar 5 to the respective output. The generation of the configuration signals via the configuration link 7 to the
20 crossbar 5 and the generation of the grant information and transmitting it to the respective line cards 2 is designed such that the selected data packet from the line card 2 arrives at the crossbar 5 when the crossbar 5 is switched so that the data packet can be forwarded to the respective out-
25 put.

In the Figures 3a)-d) and 4a) and b), a matching problem is discussed existing in the configuration of a packet switching device having a number of inputs and a number of outputs
30 wherein a set of one-to-one interconnections between a set of inputs and a set of outputs should be established to forward data packets through the packet switching device.

In Figure 3a the ingress queues 21 of three line cards 2 each
35 having one input and one output are depicted schematically. Each of the line cards 2 comprises three ingress queues, one for each possible output of the exemplary allocation device.

The filled boxes of the ingress queues 21 represent data packets waiting to be forwarded to an output associated with the respective ingress queue. In the ingress queues 21 of the upper first line card 2, a data packet in the first ingress
5 queue has to be transmitted to the first output, two data packets in the second ingress queue 21 have to be transmitted to a second output, and one data packet in the third ingress queue has to be transmitted to a third output. In the ingress
10 queues 21 of the second line card 2 three data packets in the first ingress queue have to be transmitted to the first output, in the third line card 2 one data packet in the second ingress queue has to be transmitted to the second output, and two data packets in the third ingress queue have to be transmitted to the third output.

15 Given the filling state of the ingress queues 21, a bipartite graph, as shown in Fig. 3b can be depicted indicating all of the requesting data links between input and outputs. The matching method now tries to optimise the configuration of
20 the one-to-one interconnections so that as many data packets as possible can be forwarded to the respective outputs at each time slot.

As it is shown in Figure 3c, the optimisation problem really
25 exists as there is also a non-optimum solution in which only the matching of two inputs to two outputs exists while one of the inputs and one of the outputs can not be used in this time slot. The matching given in Figure 3d connects the three inputs to the three outputs representing the optimized match-
30 ing and which should be achieved by the matching method iteratively performed.

The matching method is normally performed in a number of steps iterating the matching solution. This is depicted in
35 Figures 4 a and b for the case of an iterative 3-phase matching algorithm such as i-SLIP, wherein, beginning with the bipartite graph shown in Figure 3b which is represented by the

request information stored in the request counter unit 61, one interconnection between one input and one output is selected which in the given example is an interconnection between the first input and the third output. As the matching
 5 result of the first iteration is fixed in a second iteration step, only a limited number of matching possibilities exist. According to the request information provided by the request counter 61, a matching is possible wherein the second input is connected to the first output and the third input is con-
 10 nected to the second output. Therefore these interconnections will be added to the matching solution in the second iteration.

The number of iterations required is generally given by
 15 $\log_2(N)$, however, the matching result may be optimised by a smaller number of iterations.

In Figure 5a, 5b and 5c, the timing diagrams of three matching schemes are depicted and compared based on a sequence of
 20 four requests r_{S0} , r_{S1} , r_{S2} , r_{S3} , received at successive time slots S0, S1, S2 and S3. All three figures use the representation convention and symbols as illustrated in the legend of Figure 5d, i.e.:

- the x-axis indicates time slots from S0 to S7,
- 25 - the y-axis indicates allocation unit identifiers k , where $k = 1$ to 4,
- the grey boxes represent the boundary request and grant conditions of four allocation units 1 to 4 at successive time slots S0 to S7 wherein,
- 30 the ingress left arrows indicate pending requests r_{S0} to r_{S3} received at time slots S0 to S3,
- the egress bottom arrows indicate matching grants g_{S1} to g_{S7} generated at time slots S1 to S7.

The time to complete one matching iteration is denoted by T_i ,
 35 the required number of iterations per arbitration by M , and the time slot by T_c . The arbitration time T_M is then $T_M = M \cdot T_i$. If $T_M > T_c$, paralleling, load balancing or pipelining is

used to maintain efficiency. In the example shown here, $T_c/T_i = 2$ and $M = 8$.

In Figure 5a, the matching is performed by parallel allocation units which are independent of each other. To obtain one arbitration decision at every time slot, $K=4$ identical parallel units are employed, where $K = T_M/T_c$. However, the cell latency in the absence of contention - the absolute minimum latency - in this scheme is equal to $K*T_c$, because the allocation unit waits for all iterations to complete before returning a matching, even if this matching was produced in the first iteration.

In Figure 5b, the matching is performed by $K=4$ pipelined allocation units where $K = M*T_i/T_c$ and where each unit executes $I = T_c/T_i$ iterations before passing its matching result (denoted as grants in the figure) on to the next unit of the pipeline. This pipelining scheme incurs the same cell latency penalty of $K*T_c$ as the parallel scheme, because the final matching cannot be delivered before all iterations are executed in sequence, even if this matching was produced in the first iteration.

In Figure 5c, the matching method according to the present invention is depicted. The presented method also comprises $K=4$ pipelined allocation units where a matching result is sequentially passed on to the next pipelined unit. However, here the scheme provides a parallel distribution of the requests to all the allocation units, which enables any of these units to shortcut the normal sequence of pipelined iterations and reduces the absolute minimum latency down to a single time slot (T_c). The presented matching method as indicated in Figure 5c produces a final matching g_{s1} in time slot $S1$ in response to the request r_{s0} received at time slot $S0$. Thus the latency is reduced to a single time slot (T_c). This latency is to be compared with both the parallel scheme of Figure 5a and the pipelined scheme of Figure 5b where the fi-

nal matching g_{s4} produced in response to the received request r_{s0} occurs at time slot $S4$.

5 In Figure 6, a more detailed schematic diagram of the arbitration unit 6 is depicted. Particularly, the allocation unit 62 is shown in more detail illustrating the method for allocating pending requests for the transmission of data packets according to an embodiment of the present invention.

10 The matching unit 62 comprises a number of allocation stages 63 each having an allocator 66, wherein the number of the allocation stages 63 is equal or greater than the next integer equal or greater than the arbitration time T_M divided by the time slot time T_C . The allocators 66 provide a matching function for optimizing the performance of the matching.

15 In each of the allocation stages 63, a prefilter unit 65 is provided including a number of prefilter means (not shown in detail) specifically one for every ingress queue. The output of each of the allocators 66 is connected to a postfilter unit 67 each including a number of postfilter means (not shown in detail) specifically one for every ingress queue.

20 The allocation stages 63 are connected in series so that an output of the postfilter units 67 associated with one allocator 66 is connected to an input of the postfilter unit 67 and/or an input of the prefilter unit 65 of the successive allocation stage 63. The output of the postfilter unit 67 of the last allocator 66 of the series is connected to a grant coding unit 68 which generates grant information supplied to the control message units 64 and supplied to the crossbar 5 via the configuration links 7. In the configuration links 7 delay units 71 are provided which synchronize the switching in the crossbar 5 and the forwarding of the respective data packets to the determined outputs.

When the requests arrive via the control links 4, the request counter unit 61 decodes the requests and updates the status information of the corresponding ingress queues 21. The request counter unit 61 comprises a plurality of single counters, specifically one for every ingress queue 21 for each of the connected line cards 2. The request counter unit 61 generates request information in every time slot.

When a new request for a specific ingress queue 21 arrives, the corresponding counter is incremented. Each of the post-filter units 67 is connected to a grant collecting unit 69 which counts the new grants for a specific ingress queue 21. When a new matching is obtained for a specific ingress queue 21, the corresponding counter is decremented according to the grant counting unit 69. In this manner, the request counter unit 61 represents the number of pending requests for the corresponding ingress queues 21 of each of the line cards 2. The request information generated by the request counter 61 is sent to any of the prefilter units 65 of each of the allocation stages. Every prefilter unit 65 can forward the request information to the respective allocator 66 of the respective allocation stage or can modify the request information according to rules stated below. The decision whether to modify the request information before forwarding it to the corresponding allocator 66 is based on a predetermined rule.

In a preferred embodiment, this decision is based on the current matching of the corresponding allocator 66, the value of the corresponding counter 61 and/or the position of the allocation stage 63 in the series.

Every allocator 66 receives request information for zero, one or more of the ingress queues 21. It computes a matching according to some matching algorithm which is known from prior art and will not be discussed further herein. The matching method can be iterative and optimizes the configuration of the one-to-one interconnections between the inputs and the

outputs of the packet switching device. If an iterative matching method is employed, each allocator 66 is designed to perform one or more iterations on the given request information to forward an intermediate matching result to the corresponding postfilter unit 67 even if this intermediate matching result has not led to the final optimized solution. However, the scope of the present invention is not limited to iterative matching methods.

After each time slot, each of the allocators 66 of every allocation stage 63 outputs the respective partial matching result to the corresponding postfilter unit 67. Every postfilter unit 67 decides whether to modify the received partial matching. In a preferred embodiment, this decision of the filtering units is based on the matching of any allocation stage 63, the newly added matchings of the corresponding allocator 66 or other allocators 66, the status of the request counter 61 and/or the position of the allocation stage 63 in the series.

The postfilter unit 67 merges the filtered partial information with the first or intermediate matching information received from the preceding allocation stage 63 and forwards the merged matching information to the next allocation stage 63 in the pipeline.

The request counter unit 61 stores information on the pending requests that means all requests which are not matched yet. As in all of the allocation stages 63 the generated input-output pairing given by the matching information cannot be removed by successive allocation stages 63 this input-output-pairing related to a pending data packet at the respective input decreases the number of pending requests for the respective input-output-pair by one. As in all of the allocation stages 63 the matching is performed simultaneously and provided at the outputs of the allocators 66 the matching information is collected in a grant counting unit 69 which is

connected with an output of each of the postfilter units 67 and to the request counting unit 61 to control the request counting unit 61 to decrease the number of the pending requests by the number of newly added matchings per input-output-pair in the respective time slot.

One main function of the post-filter units 67 is to optimize the performance, particularly in order to prevent too many grants from being issued.

10

The grant coding unit 68 receives the matching result in the form of a matrix indicating the input-output pairing which is selected by the matching algorithm and generates the control message to compress the matching information to a smaller control message format.

15

In Figure 7, a more detailed diagram of one exemplary prefilter unit 65 is depicted. The prefilter unit 65 comprises a match filter 650 to filter out requests for inputs and outputs that have already been matched given by the matching information of the previous allocation stage 63. It further comprises a request filter 651 to implement a request filter function deciding whether the request information is to be applied into the respective allocation stage 63 or not. The request filter 651 can be used to optimize the performance of the arbitration unit 6 by controlling the flow of the request information output by the request counting unit 61. The request filter 651 is optional.

The prefilter unit 65 further comprises an AND gate 652 an output of which is connected to the allocator 66. The output of the match filter 650 is connected to an inverted input of the AND gate 652. Another input of the AND gate 652 is connected with one output of the request filter 651. The resulting output of the AND gate 652 indicates if a request sent by the request counting unit 61 should be considered in the allocator 66 of respective allocation stage 63 or not.

30
35

In Figure 8, a more detailed diagram of one exemplary post-filter unit 67 is depicted. The postfilter unit 67 comprises in the given example a filtering unit 670 performing a post-
5 filtering function depending on the grants and optionally certain other variables. The postfiltering function filters out the one or more grants to be removed. The filtering unit 670 receives as one input the grant information as a result of the associated allocator 66. It is provided in the shown
10 example that one output of the postfiltering unit 670 is false indicating one or more grants to be removed from the result of the respective allocator 66 associated to the post-filter unit 67. The filtering unit 670 is optional and therefore can be omitted in other embodiments.

15

The postfilter unit 67 further comprises a AND gate 671 at the inputs of which the grant information and the filtering decision is applied to perform the actual filtering. Furthermore, an OR gate 672 is provided having as inputs the fil-
20 tered grant information received from the output of the second AND gate 671 and the matching result of the previous allocation stage 63 and merges the provided information to the matching information of the current allocation stage 63

25